

#### Description

The µPD41464 is a 65,536-word by 4-bit dynamic RAM designed to operate from a single + 5-volt power supply and fabricated with a double polylayer, N-channel silicon-gate process for high density, high performance, and high reliability. A single-transistor storage cell and advanced dynamic circuitry ensure minimum power dissipation, while an on-chip feature internally generates the negative voltage substrate bias—automatically and transparently.

The three-state I/O is controlled by  $\overline{\text{CAS}}$  independent of  $\overline{\text{RAS}}$ . After a valid read or hidden refresh cycle, data is held by holding  $\overline{\text{CAS}}$  low. Data input and output is returned to high impedance by returning  $\overline{\text{CAS}}$  high. Hidden refreshing allows  $\overline{\text{CAS}}$  to be held low to maintain output data while  $\overline{\text{RAS}}$  is used to execute  $\overline{\text{RAS}}$ -only refresh cycles.

Refreshing may be accomplished by means of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle that internally generates the refresh address, by means of  $\overline{\text{RAS}}$ -only refresh cycles, or by normal read or write cycles on the 256 address combinations of  $A_0$  through  $A_7$  during a 4-ms refresh period.

#### **Features**


- 65,536-word by 4-bit organization
- □ Single + 5-volt ±10% power supply
- CAS before RAS internal refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- Low power dissipation
  - 28 mA max (standby)
  - -440 mW (active,  $t_{RC} = t_{RC}$  min)
- Nonlatched, TTL-compatible inputs and outputs
- Low input capacitance
- □ 256 refresh cycles every 4 ms
- Standard 18-pin plastic DIP and PLCC packaging

#### **Ordering Information**


Part Number	Row Access Time (max)	Package
μPD41464C-80	80 ns	18-pin plastic DIP
C-10	100 ns	
C-12	120 ns	-
μPD41464L-80	80 ns	18-pin PLCC
L-10	100 ns	
L-12	120 ns	•

#### Pin Configurations

#### 18-Pin Plastic DIP



### 18-Pin Plastic Leaded Chip Carrier (PLCC)





#### Pin identification

Name	Function	
A <sub>0</sub> - A <sub>7</sub>	Address Inpute	
1/01 - 1/04	Data Inpute and outputs	
CAS	Column eddress etrobe	
ŌĒ	Output enable	
RAS	Row address strobe	
WE	Write enable	
GND	Ground	
Vcc	+5-voit power eupply	
NC	No connection	

#### Capacitance

TA = 25°C; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C <sub>I1</sub>	5	pF	A <sub>0</sub> through A <sub>7</sub>
	C <sub>I2</sub>	8	рF	RAS, CAS, WE, OF
Input/output capacitance	Co	7	ρF	I/O <sub>1</sub> through I/O <sub>4</sub>

#### **Absolute Maximum Ratings**


Voltege on any pin relative to GND	-1.0 to +7.0 V
Opereting temperature, T <sub>OPR</sub>	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short-circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.0 W

Exposure to Absolute Maximum Ratings for extended periods mey effect device reliability; exceeding the ratings could ceuse permenent damege. The device should be operated within the limits epacified under DC and AC Characteristics.

## **Recommended Operating Conditions**

Parameter	Symbol	Mln	Тур	Max	Unit
input voltege, high	V <sub>IH</sub>	2.4		V <sub>CC</sub> + 1	٧
Input voltege, low	V <sub>IL</sub>	-1		0.8	٧
Supply voitage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ambient temperature	TA	0	-	70	.c

### **Biock Diagram**





## **DC Characteristics**

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$ 

Peramater	Symbol	Min	Max	Unit	Tast Conditions
Stendby current	lcc2		5.0	mA	RAS = CAS = V <sub>IH</sub>
Input leekege current	l <sub>l(L)</sub>	10	10	μΑ	V <sub>IN</sub> = 0 V to V <sub>CC</sub> ; all other pins not under test = 0 V
Output leakage current	lo(L)	-10	10	μА	I/O is high-Z; V <sub>I/O</sub> = 0 V to V <sub>CC</sub>
Output voltege, low	V <sub>OL</sub>	0	0.4	٧	I <sub>OL</sub> = 4.2 mA
Output voltage, high	V <sub>OH</sub>	2.4	Vcc	٧	I <sub>OH</sub> = -5 mA

#### **AC Characteristics**

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$ 

		μPD41	464-80	μPD41	464-10	μPD41	464-12		
Paramater	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Operating current, everage	l <sub>CC1</sub>		85		80		75	mA	RAS, CAS cycling; t <sub>RC</sub> = t <sub>RC</sub> mln (Note 5)
Opereting current, refreeh cycle, everage	Iccs		70		65		60	mA	RAS cycling; CAS = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC</sub> min (Note 5)
Opereting current, pege cycle, everege	I <sub>CC4</sub>		60		55		50	mA	RAS = V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = t <sub>PC</sub> min (Note 5)
Operating current, CAS before RAS refresh cycle, averege	I <sub>CC5</sub>		70		70		65	mA	RAS cycling; CAS ≥ V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC</sub> mln (Note 5)
Rendom read or write cycle time	t <sub>RC</sub>	160		200		220		ns	(Note 6)
Read-write cycle time	tRWC	230		270		300		ne	(Note 6)
Page cycle time	tPC	70		100		120		ns	(Note 6)
Refresh period	t <sub>REF</sub>		4		4		4	ms	
Access time from RAS	tRAC		80		100		120	ns	(Notes 7, 8)
Access time from CAS	†CAC		40		50		60	ns	(Notss 7, 9)
Ouput buffer turnoff deley	toff	0	20	0	25	0	30	ns	(Note 10)
Rise end fall transition time	tŢ	3	50	3	50	3	50	ns	(Notes 2, 3)
RAS precherge time	t <sub>RP</sub>	70		90		90		ns	
RAS pulse width	t <sub>RAS</sub>	80	10000	100	10000	120	10000	ns	
RAS hold time	trsH	40		50		60		ns	
CAS pulse width	t <sub>CAS</sub>	40	10000	50	10000	60	10000	ns	
CAS hold time	t <sub>CSH</sub>	80		100		120		ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	40	20	50	25	60	ns	(Note 11)
CAS to RAS precharge time	<sup>‡</sup> CRP	10		10		10		ns	(Note 12)
CAS precharge time for nonpage cycle	<sup>‡</sup> CPN	25		25		25		ns	
CAS precharge time for page cycle	t <sub>CP</sub>	30		40		50		ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address eetup time	tASC	0		0		0		ns	
Column address hold time	<sup>‡</sup> CAH	15		15		20		ns	
Column eddress hold time referenced to RAS	t <sub>AR</sub>	55		65		80		ns	



## AC Characteristics (cont)

		μPD41464-80		<b>µPD41464</b> -10		μPD41464-12			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read command hold time referenced to RAS	<sup>t</sup> arh	tO		tO		tO		ne	(Note 13)
Read command hold time referenced to CAS	<sup>t</sup> ach	0		0		0		ne	(Note 13)
Write command hold time	\$wcH	20		25		30		ns	
Write command hold time referenced to RAS	\$wcn	60		75		90		ns	
Write command pulse width	₩P	20		t5		20		ns	
Write command to RAS lead time	t <sub>RWL</sub>	30		35		40		ne	
Write command to CAS lead time	†CWL	30		35		40		ns	
Data-in setup time	tos	0		0		0		ne	(Note 14)
Data-in hold time	фн	20		25		30		ns	(Note 14)
Data-in hold time referenced to RAS	<sup>t</sup> DHR	60		75		90		ns	
Write command eetup time	¹wcs	0		0		0		ne	(Note t5)
RAS to WE delay	<sup>t</sup> RWD	t05		t30		t55		ns	(Note t5)
CAS to WE delay	tcwp	65		80		95		ns	(Note t5)
Access time from OE	<sup>†</sup> OEA		20		25		30	ns	
Data delay time	t <sub>OED</sub>	20		25		30		ns	
OE command hold time	<sup>t</sup> OEH	0		0		0		ns	
Output turnoff delay from OE	†OEZ	0	20	0	25	0	30	ns	
OE to RAS inactive setup time	toes	tO		tO		tO		ns	
Read or write cycle time for counter test cycle	t <sub>TRC</sub>	185		220		245		ns	(Note t6)
Read or write cycle time for counter test cycle	†TRWC	245		290		325		ns	(Note t6)
CAS setup time for CAS before RAS refresh cycle	tcsn	tO	-	tO		tO		ns	
CAS hold time for CAS before RAS refresh cycle	†CHR	t5		20		25		ns	



#### Notes:


- (2) AC measurements assume  $t_T = 5 \text{ ns.}$
- (3) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals.
- (4) All voltages are referenced to GND.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC5</sub> depend on output loading and cycle rates. Specified values are obtained with the output open. For lot code K of the μPD41464-15, t<sub>RC</sub> (min) must be 270 ns and I<sub>CC3</sub> = 60 mA.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured. For lot code K of the μPD41464-15, t<sub>BC</sub> (min) must be 270 ns.
- (7) Load = 2 TTL loads and 100 pF
- (8) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value in this table, t<sub>RAC</sub> increases by the amount that t<sub>RCD</sub> exceeds the value shown. For a CAS before RAS refresh counter test cycle, t<sub>RAC</sub> is specified as t<sub>RAC</sub> = t<sub>CHR</sub> + t<sub>CP</sub> + t<sub>CAC</sub> + 2t<sub>T</sub> and is greater than the maximum specified value shown in this table.
- (9) Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).

- (10) t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the output achieves the open-circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (11) Operation within the t<sub>RCD</sub> (max) limit assures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max), access time is controlled exclusively by t<sub>CAC</sub>.
- (12) The t<sub>CRP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (13) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of CAS for early write cycles and to the leading edge of WE for delayed write or read-modify-write cycles.
- (15) t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in read-write/read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data I/O pins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (16) t<sub>TRC</sub> and t<sub>TRWC</sub> are applicable for CAS before RAS refresh counter test cycles.




# **Timing Waveforms**

# Read Cycle






## Early Write Cycle






# **OE** -Controlled Write Cycle






## Read-Write/Read-Modify-Write Cycle






# Page Read Cycle






# Page Write Cycle (Early Write)






# Page Read-Write/Read-Modify-Write Cycle






# RAS-Only Refresh Cycle






# CAS Before RAS Refresh Cycle





## Hidden Refresh Cycle






#### **CAS** Before RAS Refresh Counter Test

The µPD41464 provides a method to verify proper operation of the internal address counter used in CAS before RAS refreshing. After a CAS before RAS refresh cycle is initiated, CAS satisfies a hold time (t<sub>CHR</sub>), a precharge time (t<sub>CP</sub>), and then returns low while RAS is held low to enable read, write, or read-modify-write operation. As shown in the appropriate timing waveforms, a refresh counter test can be initiated at this point on specified row and column addresses. The row is selected by the internal address counter, and the column is defined by an external address supplied at the second falling edge of CAS. Test patterns can be generated in several ways; the following example is one possibility. Any pattern must be preceded by the normal power-up procedure containing a pause of 100  $\mu s$  and then eight RAS cycles to initialize the internal counter.

- (1) Write "0" into 256 memory cells with 256 CAS before RAS refresh counter test write cycles. Use the same column address in each cycle.
- (2) Use a counter test read-modify-write cycle to read the "0" written in the first cycle of step 1 and then write a "1" into that location in the same cycle. Perform this operation 256 times, until a "1" is written into each of the 256 memory cells. Continue using the same column address as specified in step
- (3) Read each "1" written in step 2 using a counter test read cycle.
- (4) Complement the test pattern and repeat steps 1, 2, and 3.




# CAS Before RAS Refresh Counter Test Read Cycle





# CAS Before RAS Refresh Counter Test Write Cycle





## CAS Before RAS Refresh Counter Test Read-Modify-Write Cycle

